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 
Abstract—A fitting model is developed for accounting the 
asymmetric ambipolarities in the I-V characteristics of graphene 
field-effect transistors (G-FETs) with doped channels, originating 
from the thermionic emission and interband tunneling at the 
junctions between the gated and access regions. Using the model, 
the gate-voltage-dependent intrinsic mobility as well as other 
intrinsic and extrinsic device parameters can be extracted. We 
apply it to a top-gated G-FET with a graphene channel grown on 
a SiC substrate and with SiN gate dielectric that we reported 
previously, and we demonstrate that it can excellently fit its 
asymmetric I-V characteristic. 
 
Index Terms—graphene field-effect transistor, fitting of I-V 
characteristic, interband tunneling, thermionic emission, intrinsic 
mobility. 
I. INTRODUCTION 
RAPHENE field-effect transistors (G-FETs) have been 
vastly investigated for ultrahigh speed electronics [1] 
since the discovery of graphene [2,3]. The demonstration of   
intrinsic carrier mobility higher than 200,000 cm2/Vs of peeling 
graphene at room temperature [4], which was extracted by 
excluding all the scattering mechanisms other than 
acoustic-phonon scattering, stimulated the development of 
fabrication technologies of G-FETs that maintain the ultimately 
high mobilities and realize large-scale integration of them at the 
same time. So far, an intrinsic cutoff frequency above 300 GHz 
has been demonstrated [5] by G-FETs based on either epitaxial 
graphene grown on silicon carbide (SiC) or on graphene grown 
by chemical vapor deposition (CVD). 
Up to now, techniques such as utilization of C-face of 4H- or 
6H-SiC [6] and epitaxial CVD growth on hetero-epitaxial metal 
substrates [7] have been developed to realize high-quality, 
large-area graphene, while techniques such as hydrogen 
intercalation between graphene and SiC substrates [8,9],  
encapsulation of graphene by hexagonal boron nitride layers  
for CVD or peeling graphene [10], and low-damage deposition 
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of silicon nitride (SiN) as gate dielectrics [11] have been 
introduced to suppress interfacial effects of substrates and gate 
dielectrics. Deposition of metal contacts to reduce contact 
resistances as well as control of doping to graphene are of equal 
importance on the device performances. 
For evaluation of growth and gate-stack technologies of 
G-FETs on their performances, the most important figure of 
merit is the intrinsic mobility, i.e., the mobility in the gated 
region of a G-FET. It is directly influenced by carrier scattering 
mechanisms originated from scatterers in graphene, substrates, 
and gate dielectrics. There exist several models [12-15] which 
can be used for fitting the I-V characteristics of G-FETs and 
extracting the intrinsic mobilities. However, they assume 
gate-voltage-independent mobilities and, more importantly, do 
not take into account the asymmetric ambipolarities in the I-V 
characteristics of G-FETs with doped channels, which arises 
due to the thermionic emission and interband tunneling 
between the gated and access regions [16, 17]. To fully evaluate 
and understand the device performance from the I-V 
characteristics, the gate-voltage-dependent intrinsic mobilities 
and the asymmetry must be taken into account. Especially, the 
latter is important to extract the hole mobility correctly; 
otherwise, it causes an unphysically large discrepancy in the 
electron and hole mobilities (see, for example, [11]). 
The purpose of this paper is to develop a fitting model to 
correctly extract the gate-voltage-dependent intrinsic mobilities 
in G-FETs and other intrinsic and extrinsic device parameters, 
taking into account the asymmetric ambipolarities in the I-V 
characteristics of doped channels, and to demonstrate its 
applicability to real devices. The model includes the following 
factors: (i) energy-dependent momentum relaxation time, 
which results in the gate-voltage-dependent Drude conductivity 
and, hence, the gate-voltage-dependent mobility, and (ii) the 
thermionic emission and interband tunneling at n-i/i-n or 
n-p/p-n junctions formed at the edges of the gated region, which 
results in the asymmetric ambipolarities in the I-V 
characteristics. We verify the model by applying it to a 
top-gated G-FET with a graphene channel grown on a SiC 
substrate and with SiN gate dielectric. We demonstrate that our 
model can fit the measured asymmetric I-V characteristic 
excellently and can extract the gate-voltage-dependent intrinsic 
mobility and other intrinsic and extrinsic device parameters. At 
the same time, it is turned out that there is a fundamental 
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Fig. 1.  (a) Schematic view of a G-FET, (b)-(e) band diagrams for different
gate voltages at zero drain voltage, (f) schematic view of thermionic emission
and interband tunneling at the n-p junction between the access and gated
regions with finite “junction” voltage, Vj , dropped at the junctions, and (g) an
equivalent circuit of the G-FET (for DC characteristics). 
difficulty of unique extraction of the intrinsic mobility of a 
G-FET from a single I-V characteristic only, because of the 
inseparability of the extrinsic resistance (the sum of access and 
contact resistances) to the gate-voltage-independent part of the 
resistance of the gated region. Instead, we introduce a method 
to find the upper and lower bounds of the mobility. Also, it is 
revealed that the Dirac voltage does not correspond to the dip of 
the I-V characteristic because of the thermionic emission and 
interband tunneling at the junctions.  
II. FITTING MODEL 
In the model developed below, we restrict ourselves in the 
case (i) where the graphene channel with zero gate voltage is 
uniformly doped (either n or p), (ii) where the G-FET operates 
in the linear regime, i.e., where the drain voltage is sufficiently 
small so that the drain current is proportional to the drain 
voltage, (iii) where the gated region of the channel is 
sufficiently long so that the Drude model for its conductivity is 
applicable, and (iv) where the access regions are sufficiently 
long so that the potential distribution around n-i/i-n or n-p/p-n 
junctions does not change by the presence of contacts. In 
addition, we neglect the variation of the concentration in the 
gated region by the voltage drop across it when applying the 
drain voltage, which was indicated in [18]. This together with 
the assumption (iii) make the calculation of the conductance in 
the gated region somewhat inaccurate in the proximity of the 
Dirac voltage, where the concentration variation is large and 
even charge polarity might change. Away from the Dirac 
voltage, however, this effect should be negligibly small as long 
as the source-drain voltage is small, which is guaranteed by the 
assumption (ii), and it should not affect the fitting of an entire 
I-V characteristic. Here, we consider the n-doped channel; the 
model can be easily extended to the case of the p-doped channel 
by exploiting the symmetry of the electron and hole transports. 
We also focus on a top-gated G-FET, as the extension to a top- 
and/or back-gated G-FET is straightforward, except that we 
need to take care of variation of the contact resistance by the 
back gate [19, 20]. 
A schematic view of a top-gated G-FET under consideration 
is depicted in Fig. 1(a). The following geometrical parameters 
are assumed to be known from the device design: the gate 
length Lg, thickness tg and relative permittivity εt of the gate 
dielectric, the channel width Wch, relative permittivity of the 
substrate εb, and length of the access regions La. The doping 
concentration, which is represented through the Fermi level, 
εdope, is to be determined by the fitting. Figures 1(b)-(e) show 
band diagrams in the channel at zero drain voltage with 
different gate voltages. Depending on the value of the gate 
voltage, the carrier type of the gated region becomes either n 
(Figs. 1(b) and (c)), i (Fig. 1(d)), and p (Fig. 1(e)). 
In this model, we take into account the electron thermionic 
emission and interband tunneling either at n-i/i-n or n-p/p-n 
junctions formed at the edges of the gated region (see Fig. 1 (f)). 
As shown in Fig. 1(g), the channel resistance can be 
represented as the sum of the resistance of the gated region, Rg, 
the resistance due to the thermionic emission and interband 
tunneling at the junctions, Rtt, and the sum of the contact 
resistances and access resistances, Rs = 2(Ra+Rc), which do not 
depend on the gate voltage: 
 
g tt s s
g thermal tunnel
1 1( ) ( ) ,g gR R V R V R RG G G     
     (1) 
 
where Gg is the conductance of the gated region, and Gthermal 
and Gtunnel are the conductances associated with the thermionic 
emission and interband tunneling at the two junctions, 
respectively.  Expressions of Gg, Gthermal, and Gtunnel shall be 
derived and discussed in details in the following subsections. 
 
A. Conductance of Gated Region 
The conductance of the gated region can be expressed as 
 
 chg e h
g
,WG
L
                                (2) 
 
where Wch is the width of the channel, Lg is the gate length, and 
σe and σh are the Drude conductivities of electrons and holes, 
respectively, which can be derived from the Boltzmann 
equation: 
 
2
i 2 0 ( ) .ii
e dfd
d
   
                                (3) 
 
In (3), e is the elementary charge, ħ is the reduced Planck 
constant,  fi = fi(ε, εi, T) = {1+exp[(ε-siεg)/kBT]}-1 (i = e, h, se = 
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+1, and sh = -1) is the Fermi distribution function, which 
contains the Fermi level of the gated region, εg, and the carrier 
temperature, T, kB is the Boltzmann constant, and τi = τi(ε) is the 
momentum relaxation time. Here, it is important to account for 
the energy-dependent relaxation time in order to accomplish a 
good fitting. This is because the Fermi level in graphene widely 
varies by the gate voltage, unlike usual semiconductors where 
the averaged relaxation time is reasonable. 
The Fermi level of the gated region εg is determined by the 
gate voltage, Vg, as well as the Fermi level by the doping (i.e., εg 
at zero gate voltage), εdope. First, the Fermi level by doping εdope 
can be obtained from the relation of the electron concentration 
and the gate voltage at the Dirac voltage (see Fig. 1 (d)), Vdirac, 
 
   g dirac dope dope dope 0.c V e e n p                 (4) 
 
Here, cg = εtε0/tg, where ε0 is the vacuum permittivity, is the 
static capacitance per unit area between the gate and the 
channel, and ndope = n(εdope, T) and pdope = p(εdope, T) are the 
electron and hole concentrations by doping, which are given by 
 
e
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            (5) 
 
where vF is the Fermi velocity of graphene. Then, the Fermi 
level of the gated region εg can be calculated for an arbitrary 
gate voltage from the relation [21]: 
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          (6) 
 
Equations (4)-(6) account for the quantum capacitance of 
graphene, so that the Fermi level εg around the Dirac voltage is 
calculated more accurately than accounting only for the static 
capacitance. The only unknown quantity here is the Dirac 
voltage, and it should be calculated as a fitting parameter. 
In general, the energy-dependent momentum relaxation time 
τi should include contributions from possible scatterers: 
acoustic/optical phonons in graphene, disorders (short-range 
point defects and long-range inhomogeneities), charged 
impurities, grain boundaries, surface optical phonons and 
surface roughnesses in the substrate and the gate dielectric. To 
demonstrate the importance of including the energy-dependent 
momentum relaxation time for extraction of the intrinsic 
mobility, however, we focus only on two contributions in this 
paper and represent the momentum relaxation time as follows: 
 
lin inh
1 1 1 .( ) ( ) ( )      i
                         (7) 
 
The first term in (7) is the contribution from scatterers whose 
scattering rates are linear in energy (e.g., acoustic phonons at 
not too low temperatures [22] and point defects [23]): 
 
lin
lin
1 ,                                     (8) 
 
where αlin is a dimensionless fitting parameter; its minimum 
value at room temperature is bounded by the acoustic phonon 
scattering and is 6.58×10-3. The second term is the contribution 
from long-range inhomogeneities [23] with nonlinear scattering 
rate. To be specific, it includes ripples, surface roughnesses in 
the substrate and the gate dielectric, and, in some sense, grain 
boundaries if they are sufficiently dense. It is expressed as 
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                (9) 
 
where linh and Uinh are the correlation length and the 
characteristic potential of inhomogeneities, Ψ(z) = 
exp(-z2/2)I1(z2/2)/z2, and I1 is the first-order modified Bessel 
function of the first kind. 
The inclusion of the second term, which is nonlinear in 
energy, is crucial to describe the gate-voltage dependence of 
the conductance and, hence, of the resistance because the 
conductivity becomes independent of the gate voltage if the 
nonlinear term is absent. This behavior was already pointed out 
in [4, 21]. Conversely, the second term is sufficient to 
qualitatively describe the usual gate-voltage dependence of the 
conductivity, i.e., the ambipolar curve with minimum 
conductivity. This is clearly illustrated in Figure 2, which show 
gate-voltage dependences of total conductivities, σe+σh. In Fig. 
2, we used the following parameters: linh = and Uinh for the 
inhomogeneity scattering, αlin = 6.58×10-3 for the acoustic- 
phonon scattering, the Dirac voltage Vdirac = 0, the thickness of 
the gate dielectric tg = 45 nm, and the relative permittivity of the 
gate dielectric εt = 4.2 (a measured value of SiN for our device, 
see Sec. III for the detail). As expected, the conductivity is 
constant in the case where Uinh is equal to zero. Also, it is seen 
from Fig. 2 that the sharpness of the minimum changes with linh. 
 
  
Fig. 2.  Gate-voltage dependence of total conductivity, σe+σh, with different 
values of linh and Uinh for the inhomogeneity scattering, αlin = 6.58×10-3 for the 
acoustic-phonon scattering, the Dirac voltage Vdirac = 0, the thickness and 
relative permittivity of the gate dielectric tg = 45 nm and εt = 4.2, respectively.
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B. Thermionic-Emission and Interband Tunneling 
Conductance 
The conductances associated with the thermionic emission, 
Gthermal, and with the interband tunneling, Gtunnel, at the n-i/i-n or 
n-p/p-n junctions can be approximated analytically as follows 
[16,17]: 
 
 g B2 /chthermal thermal B2 2
F
2 log 1 ,k Te WG k T e
v
             (9) 
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g
e W eE
vG          (10) 
 
Here, Etunnel = Etunnel(Vg, Vdirac) is the in-plane electric field at the 
“tunneling point” between the gated and access regions, where 
the Fermi level is equal to zero, and αthermal and αtunnel are 
dimensionless fitting parameters. If the analytical expressions 
work perfectly, then αthermal = αtunnel = 1. Equation (10) is 
slightly different from that derived in [17]; it reflects the fact 
that the doping concentrations in both source and drain sides of 
the access regions in top-gated G-FETs do not depend on the 
drain voltage. The fitting parameters αthermal and αtunnel are 
introduced to compensate to some extent for cases where the 
analytical expressions above do not provide good 
approximations. Those especially include the case of a low 
doping concentration and/or the case close to the Dirac voltage, 
where the thermal spread of the distribution functions should be 
taken into account for the interband-tunneling conductance, and 
the case where voltage drops at the junctions and the gated 
region change the barrier height from εg in the 
thermionic-emission conductance (9). 
Rather than searching for an analytical approximation of 
Etunnel for top-gated G-FETs similar to that derived in [16] for 
top- and back-gated G-FETs, we numerically solve the 
two-dimensional self-consistent Poisson equation to calculate 
Etunnel. This allows us to obtain Etunnel in wide ranges of Vg and 
Vdirac, as well as with different values of εb and εt. Figure 3(a) 
shows Etunnel vs the gate voltage with different Dirac voltages 
(other parameters same as in Fig. 2). As the gate voltage sweeps 
negatively, it increases rapidly below the Dirac voltage. After 
that, Etunnel gradually decreases. This is associated with the gate 
fringe effect that gradually extends the p-region under the gate 
with a gradual decrease in the slope of the n-p junction, i.e., the 
electric field. The decrease is less pronounced for higher Dirac 
voltage because the higher electron concentration in the 
n-regions screens the fringe electric field of the gate more 
effectively and prevents the extension of the p-region. 
Figure 3(b) shows the gate-voltage dependence of the 
resistance Rtt, which is a parallel connection of 1/Gthermal and 
1/Gtunnel. As can be understood from Fig. 3(b) as well as (9) and 
(10) and Figs. 1(b)-(e), it exhibits an abrupt increase as the gate 
voltage sweeps negatively across the Dirac voltage. For Vg > 
Vdirac, Gthermal is large and the resistance is fairly small 
(corresponding to Figs. 1(b) and (c)). After Vg passes through 
Vdirac, Gthermal exhibits exponentially decrease, so that the total 
resistance rises abruptly. Meanwhile, for Vg < Vdirac, Gtunnel starts 
to increase (Figs. 1(d) and (e)). In a range of Vg where  –kBT ≲ 
εg < 0, Gthermal is comparable to Gtunnel, so that the 
non-monotonic decrease in the total resistance can be seen for 
lower values of Vdirac in Fig. 3(b). 
 
C. Extraction of Intrinsic Mobility in Gated Region 
Fitting of measured I-V characteristics given as resistances, 
Rn, at gate voltages Vgn (n = 1, 2, …, N)  is done by finding the  
least squares of the function 
 
2
g
1
1 ( ) ,
N
n n
n
f R V R

                            (11) 
 
where R(Vgn) is calculated as (1), with fitting parameters Vdirac, 
αlin, Uimh, limh, αthermal, αtunnel, and Rs. In the fitting demonstrated 
in the next section, the simulated annealing method was 
adapted to find the optimal set of the fitting parameters. To 
reduce the computational cost of the optimization search, we 
prepared a table of Etunnel at wide ranges of the gate voltage and 
Dirac voltage and interpolated it during the search. 
Then, the intrinsic mobilities of electrons and holes, μint(e) 
and μint(h), respectively, in the gated region can be extracted by 
 
(e) (h)
int e int h, .    en ep                      (12) 
 
Since we assume the symmetry of the electron and hole 
transports in our model, gate-voltage dependences of the 
electron and hole mobilities are symmetric with respect to the 
Dirac voltage. Therefore, we use a term “intrinsic mobility” to 
refer both of them. 
As discussed in subsection III.A, if the nonlinear term in (9) 
is absent, the total conductivity in (2) is independent of the gate 
voltage. Similarly, even when the nonlinear term is not too 
large compared with the linear term, contributions from those 
terms to the total conductivity and, hence, the resistance can be 
approximately separable. In other words, the resistance of the 
  
Fig. 3. (a) The electric field at the tunneling point, Etunnel, vs gate voltage with 
different Dirac voltages and (b) sum of the thermionic-emission and tunneling 
resistances, Rtt, vs gate voltage with different Dirac voltages. We set αthermal = 
αtunnel = 1. Other parameters used are the same as in Fig. 2. 
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gated region is approximately represented as Rg(Vg) ⋍ 
Rlin+Rinh(Vg), where Rlin is the contribution from the linear term 
and is constant, Rinh is that from the nonlinear term. In such a 
situation, the resistance Rlin and the sum of contact resistances 
and access resistances, Rs, cannot be well separated from each 
other. In turn, the intrinsic mobility cannot be uniquely 
extracted from an I-V characteristic only, and another 
complementary measurement is necessary to do so; for 
example, a direct measurement of Rs, or temperature-dependent 
I-V characteristics. This is not specific to the model developed 
in this paper but is a fundamental issue for any extraction 
methods of gate-voltage-dependent intrinsic mobilities of 
G-FETs, especially those with high-quality graphene channels 
in which the acoustic-phonon scattering becomes one of major 
scattering mechanisms. 
However, it is possible to extract the range of intrinsic 
mobility from a single I-V characteristic. First, the lowest value 
of αlin is equal to 6.58×10-3 for room-temperature 
acoustic-phonon scattering. Second, the lowest value of Rs can 
be roughly estimated from a contact resistivity already reported 
in literatures (for instance, see [19, 20, 24]) corresponding to 
the contact materials and the processing techniques that a 
G-FET under consideration is fabricated with. Those determine 
the lower and upper bounds of the mobility, respectively. In this 
case, we first find all the fitting parameters from the fitting, and 
then we replace either αlin or Rs with its lowest value and find 
another to give a minimum value of (11). 
 
III. FITTING OF I-V CHARACTERISTIC OF G-FET WITH SIC 
SUBSTRATE AND SIN GATE DIELECTRIC 
Here, we apply the fitting model developed above to a 
G-FET fabricated and measured in our previous work [11]. It 
has a graphene channel grown on a C-face 4H-SiC substrate 
and a SiN gate dielectric deposited by the plasma-enhanced 
CVD. The geometrical parameters of the G-FET are as follows: 
the gate length Lg = 4.4 µm, thickness tg = 45 nm and relative 
permittivity εt = 4.2 of the gate dielectric, the channel width Wch 
= 11 µm, relative permittivity of the substrate εb = 9.7, and the 
length of access regions La = 100 nm. The measured relative 
permittivity of SiN is lower than the known value of SiN in 
literatures (around 7.5) because deposition conditions were 
identical with those for growth of large-area, thick SiN 
passivation layers and not optimized for deposition of thin gate 
dielectrics. Also, the short access regions were prepared to 
reduce the access resistance. As the lowest value of the 
extrinsic resistance, we set it to Rs = 40 Ω estimated by Rs = 
2ρcWch with the contact resistivity taken from [24]. 
The assumption (i) of the model mentioned in Sec. II was 
confirmed by observing a large negative shift of the peak of the 
I-V characteristic, meaning the channel is highly n-doped,  
while (ii) was checked by applying the source-drain voltage up 
to Vds = 100 mV. The assumption (iii) is evidently valid, 
although the short access regions slightly violate (iv). A 
possible effect of this violation on fitting results shall be 
discussed later. 
Figure 4(a) shows the total resistance of the G-FET in [11] 
measured at Vds = 50 mV and at room temperature together with 
a fitting curve for it calculated using the model with Rs = 40 Ω. 
It demonstrates an excellent result of the fitting. Values of the 
fitting parameters were as follows: Vdirac = -7.82 V, αlin = 
9.42×10-3, Uimh = 24.9 meV, limh = 4.59 nm, αthermal = 5.33, αtunnel 
= 3.11. The same fitting curve except setting the lowest value of 
  
  
Fig. 4. (a) The total resistance of the G-FET in [11] measured at the drain
voltage Vds = 50 mV and at room temperature, T = 300 K (circles), a fitting
curve for it calculated with the lowest value of Rs = 40 Ω (solid line), and the
decomposition into the gate-voltage dependent portions, Rg and Rtt (inset). (b)
The same as (a) but for the fitting with the lowest value of αlin = 6.58×10-3. 
  
Fig. 5. Carrier-energy dependences of scattering rates 1/τlin with αlin = 
9.42×10-3 and αlin = 6.58×10-3 (solid and dashed lines, respectively) and 1/τinh
with Uimh = 24.9 meV and limh = 4.59 nm (dashed-dotted line). 
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αlin = 6.58×10-3 is shown in Fig. 4(b). The extracted extrinsic 
resistance was Rs = 56.2 Ω. As seen in Figs. 4(a) and (b), the 
fitting curves do not have visible differences. It illustrates the 
difficulty of unique extraction of αlin and Rs from a single I-V 
characteristic and the necessity of finding their ranges (and the 
intrinsic mobility). 
From the extracted Dirac voltage, the doping concentration is 
obtained as 3.91×1012 cm-2. It can be seen in Fig. 4(a) that the 
Dirac voltage does not correspond to the peak of the total 
resistance, at Vg = -8.75 V. This shift takes place because the 
resistance of the gated region, Rg, has a peak at the Dirac 
voltage but the resistance due to the thermionic emission and 
interband tunneling, Rtt,  has an abrupt increase there (see the 
inset in Fig. 4(a)). In general, with an n-doped channel, the 
latter resistance shifts the peak of the total resistance to the 
“left”, and the “left” part of the total resistance shifts up; vice 
versa with a p-doped channel. 
Figure 5 shows scattering rates 1/τlin and 1/τinh with extracted 
parameters as functions of carrier energy. Compared to the 
acoustic-phonon-limited scattering rate, 1/τlin with αlin = 
6.58×10-3, the scattering rates 1/τlin with αlin = 9.42×10-3 and 
1/τinh are of the same order (the latter is even lower than that). 
This indicates that in the G-FET under consideration the 
external scattering sources other than acoustic phonons are 
remarkably suppressed and the scattering rate is comparable to 
that by acoustic-phonon scattering. 
Values of the extracted fitting parameters for the thermionic 
emission and interband tunneling, αthermal = 5.33 and αtunnel = 
3.11, which are higher than expected, mean that the analytical 
expressions (9) and (10) and/or the numerical calculation of 
Etunnel underestimate those in the real G-FET. For the interband 
tunneling, neglect of thermal spread of distribution functions 
when the gated region become i-region (i.e., Vg ~ Vdirac), 
invalidation of an assumption of smooth n-p junctions required 
for the analytical expression of the tunneling probability [25] to 
derive (10), and/or inaccuracy of Etunnel due to the neglect of 
contacts in the numerical calculation can be possible reasons. 
The last one can be caused by the short access regions in our 
G-FET. For the thermionic emission, the change in the barrier 
height by voltage drops at the junctions and the gated region 
and/or the local heating of electrons at the junctions can cause 
the increase in the conductance. Although identification of 
reasons for these discrepancies, as well as correction to the 
model while keeping computational costs of finding optimal 
fitting parameters reasonably low, necessitate further 
investigation, it is out of scope of the paper. 
Figures 6(a) and (b) show the gate-voltage-dependent 
intrinsic mobility (Vg > Vdirac for electrons and Vg < Vdirac for 
holes) and the intrinsic transconductance with the voltage drop 
of 50 mV in the gated region. For the mobility, total 
concentration (n-p) corresponding to each gate voltage is also 
shown. Here, we define the intrinsic transconductance as 
 
g
m,int ds
g
, 
G
g V
V
                                 (13) 
 
which is the transconductance in the gated region as if all the 
source-drain voltage is applied to there. As seen in Fig. 6(a), the 
intrinsic mobility exhibits the maximum of 194,000-239,000 
cm2/Vs at the Dirac voltage and of 50,600-63,300 cm2/Vs at the 
maximum of the intrinsic transconductance. This together with 
the low extrinsic resistance, 40-56.2 Ω, indicate an excellent 
performance of the G-FET in [11]. The extracted value of the 
constant mobility in [11], 101,000 cm2/Vs, is only at the middle 
between the maximum mobility and the mobility at the 
maximum intrinsic transconductance, and is insufficient to 
represent either of the latter values. The gate-voltage-dependent 
mobility provides more useful information about G-FETs, 
depending on operating points of the gate voltage in question; 
e.g., as amplifiers the mobility at maximum transconductance is 
important. For other applications such as terahertz lasers [26] or 
plasmonic terahertz devices [27], the concentration-dependent 
momentum relaxation time is more important to determine the 
device performances. In either case, the fitting model 
developed here is a powerful tool to correctly extract intrinsic 
and extrinsic device parameters of G-FETs, especially the 
gate-voltage-dependent intrinsic mobility, for evaluation of 
growth and gate-stack technologies of G-FETs on their 
performances. 
  
  
Fig. 6. (a) Lower and upper bounds of extracted intrinsic mobility (Vg > Vdirac
for electrons and Vg < Vdirac for holes), and (b) lower and upper bounds of 
extracted intrinsic transconductance with the voltage drop of 50 mV in the 
gated region. 
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IV. CONCLUSION 
A fitting model for asymmetric I-V characteristics of 
G-FETs was developed in order to correctly extract the 
gate-voltage-dependent intrinsic mobility in the gated region 
and other intrinsic and extrinsic device parameters. It took into 
account (i) the energy-dependent momentum relaxation time to 
describe the gate-voltage-dependent Drude conductivity and, 
hence, the gate-voltage-dependent mobility, and (ii) the 
thermionic emission and interband tunneling at n-i/i-n or 
n-p/p-n junctions formed at the edges of the gated region to 
describe the asymmetric ambipolarities in I-V characteristics. 
The following assumptions for device operation and geometry 
were made: (i) the graphene channel is uniformly doped, (ii) the 
G-FET operates in the linear regime, (iii) the gated region is 
sufficiently long, and (iv) the access regions are sufficiently 
long. Based on these assumptions, the total resistance 
calculated from the I-V characteristic of the G-FET can be 
represented as the sum of the resistance of the gated regions, Rg, 
the resistance due to the thermionic emission and interband 
tunneling at the junctions, Rtt, and the sum of contact and access 
resistances, Rs. To describe the gate-voltage-dependent Rg, it is 
crucial to include both scattering rates linear and nonlinear in 
carrier energy, as the absence of the latter causes Rg 
independent of the gate voltage. Conversely, it was turned out 
that the former causes a fundamental difficulty in separating the 
gate-voltage-independent part of Rg from Rs. Thus, the intrinsic 
mobility cannot be uniquely extracted from an I-V 
characteristic only, and another complementary measurement 
is necessary. Instead, upper bounds of the mobility was found 
by assuming only the acoustic phonon scattering for the 
gate-voltage-independent part of Rg, while lower bounds was 
found by estimating Rs from a lowest value of the contact 
resistivity already reported in literatures. The model was 
applied to a top-gated G-FET with a graphene channel grown 
on a SiC substrate and with SiN gate dielectric we reported 
previously. We demonstrated that the model can excellently fit 
the I-V characteristic and can extract its high intrinsic mobility 
as well as its low extrinsic resistance. It was shown that the 
Dirac voltage does not correspond to the peak of the total 
resistance because of an abrupt increase in Rtt near the Dirac 
voltage. These results verified that the model is a powerful tool 
to correctly extract intrinsic and extrinsic device parameters of 
G-FETs, especially the gate-voltage-dependent intrinsic 
mobility, for evaluation of growth and gate-stack technologies 
of G-FETs on their performances. 
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